


## **Op-Amp Basics**

# Peggy Alavi Application Engineer September 3, 2003

### **Op-Amp Basics – Part 1**

#### Op-Amp Basics

- Why op-amps
- Op-amp block diagram
- Input modes of Op-Amps
- Loop Configurations
- Negative Feedback
- Gain Bandwidth Product
- Op-Amp Parameters
- Op-Amp Internal Circuit






#### *Op-Amp Basics – Part 2*

- Op-Amp Basics
- Op-Amp Parameters
  - Input Offset Voltage
  - Input Bias Current
  - Input Offset Current
  - Output Impedance
  - Slew Rate
  - Noise


- Common Mode
  - Rejection
- CMRR
- CMVR
- PSRR
- Gain and Phase Margin
- Abs Max Rating
- Operating Ratings
- Op-Amp Internal Circuit





#### **Op-Amp Basics – Part 3**

- Op-Amp Basics
- Op-Amp Parameters
- Op-Amp Internal Circuit
  - Biasing circuit
  - Differential Input Stage
  - Voltage Gain Stage
  - Output Stage







- Inexpensive, efficient, versatile, and readily available building blocks for many applications
- Amplifier which has
  - Very large open loop gain
  - Differential input stage
  - Uses feedback to control the relationship between the input and output



#### What does an Op-Amp do?

- Performs many different "operations"
  - Addition/Subtraction
  - Integration/Differentiation
  - Buffering
  - Amplification
    - DC and AC signals



dt


#### Where is an Op-Amp used?

- Many applications including
  - Comparators
  - Oscillators
  - Filters
  - Sensors
  - Sample and Hold
  - Instrumentation Amplifier




#### **Operational Amplifier**

- Op-Amps must have:
  - Very high input impedance
  - Very high open loop gain
  - Very low output impedance









#### Differential Amplifier Stage

- Provides differential input for the op-amp
- Provides dc gain
- Has very high input impedance
  - Draws negligible input current
    - Enables user to utilize ideal Op-Amp equations for circuit analysis




### High Gain Voltage Amplifier

- Provides the "gain" of the amplifier
- Gains up the differential signal from input and conveys it to the output stage




#### Low Impedance Output Stage

- Delivers current to the load
- Very low impedance output stage
  - To minimize loading the output of the op-amp
- May have short circuit protection



#### Inputs of Op-Amp


- Two Input terminals
  - Positive Input (Non-Inverting)
  - Negative Input (Inverting)
- Can be used in three different "input" modes
  - Differential Input Mode
  - Inverting Mode
  - Non-Inverting Mode






#### Differential Input Mode

- Both input terminals are used
- Input signals are 180° out of phase
- Output is in phase with non-inverting input






- Non-Inverting input is grounded (Connected to midsupply)
- Signal is applied to the inverting input
- Output is 180° out of phase with input





Non-Inverting Mode

- Inverting Input is grounded
- Signal is applied to the non-inverting input
- Output is in phase with the input






#### Open Loop VS Closed Loop

- Open Loop
  - Very high gain
  - Noise and other "unwanted" signals are amplified by the same gain factor
    - Creates poor stability
  - Used in comparators and oscillators
- Closed Loop
  - Reduces the gain of an amplifier
  - Adds stability to the amplifier
  - Most amplifiers are used in this configuration
- Op-Amps are normally not used in open loop mode



#### Closed Loop

- Output is applied "back" into the inverting input
- Op-Amps use negative feedback
  - The "fed back" signal always opposes the effects of the input signal
  - Both inputs will be kept at the same voltage
- Is used in both inverting and non-inverting configurations






### Why Negative Feedback

- It helps overcome distortion and non-linearity
- The relationship between input and output signal is dependent on and controlled by external feedback network
- Allows user to "tailor" frequency response to the desired values
- It makes circuit properties predictable and less dependent on elements such as temperature or internal properties of the device




#### Inverting Closed Loop


- RF is used to feedback "part" of the output to the inverting input
- Negative input is at virtual ground
- Characteristics of this circuit almost entirely determined by values of RF and RG



#### Inverting Closed Loop




•The two currents must be equal since input bias current is zero






#### Example: Inverting Amplifier




#### Non-Inverting Closed Loop

- R<sub>F</sub> is used to feedback "part" of the output to the inverting input
- Input, output, and feedback signal in phase
- The feedback is negative




#### Non-Inverting Closed Loop





© 2003 National Semiconductor Corporation

#### Example: Non-Inverting Amp




© 2003 National Semiconductor Corporation

#### **Bandwidth Limitation**

- Frequency bandwidth is measured at the point where gain falls to 0.707 of maximum signal
  - The -3dB bandwidth
- Open loop configurations are <u>extremely</u> bandwidth limited
- Closed loop configuration significantly increases an opamp's bandwidth





#### Gain Bandwidth Product

- Gain X Bandwidth = Unity Gain Frequency
- Known as GBWP
- Used to determine an op-amp's bandwidth in an application
  - GBWP is specified in datasheet
  - Gain is set by user





# **Op-Amp** Parameters

#### Input Offset Voltage

- Ideally, output at mid-supply when the two inputs are equal
- Realistically, a voltage will appear on output when both input voltages are the same
- Minimal voltage difference "offset" on inputs will set the output to mid-supply again
- This is Input Offset Voltage





#### Input Bias Current

- Ideally should be zero
- Positive input bias current:
  - Small current seen on the non-inverting input of an amplifier
- Negative input bias:
  - Small current seen on the inverting input of an amplifier
- Input Bias Current:
  - Average of currents on inputs of an amplifier

BIAS



#### Input Offset Current

- Ideally input currents should be equal to obtain zero output voltage
- Realistically, to set output to zero, one input would require more current than the other
- Input offset current: Difference between the two input currents to achieve zero output





#### Output Impedance


- Ideally should be zero
- It is usually "assumed" to be zero
  - This way op-amp behaves as a voltage source
  - Op-amp capable of driving a wide range of loads







 Maximum rate of change of the output voltage per unit time



 Basically says how fast the output can "follow" the input signal





- Caused by internal components, bias current, and drift
- Noise or "unwanted" signal is amplified along with the "wanted" signal

- Noise gain = 
$$1 + \frac{R_F}{R_G}$$

- Can be minimized by keeping feedback and input series resistor values as low as possible
  - Bypass capacitor on feedback resistor reduces noise at high frequencies






- Caused by electrical devices and components
  - Power Supply Noise
  - Resistor Noise
- Proper circuit construction technique will minimize this noise
  - Adequate shielding
  - Reduce Resistor values when possible
  - Use 1% or higher accuracy resistors



#### Common Mode Rejection

- Feature of differential amplifiers
- Common Mode signal is when both inputs have the same voltage "common voltage"
- Output should be zero in this case, op-amp should "reject" this signal



## Common Mode Rejection Ratio

- CMRR
- Ratio of differential gain to common mode gain when there is no differential voltage on the input
- Usually expressed in dB
- Decreases with frequency
  - Common mode gain increases with frequency



# Common Mode Rejection Ratio

 Ability of an op-amp to reject common mode signal while amplifying the differential signal


• CMRR = 20 LOG 
$$\frac{|A_d|}{|A_{CM}|}$$
 = 20 LOG  $\frac{|\Delta V_{OS}|}{|\Delta V_{CM}|}$ 

- A<sub>d</sub>: Differential Gain
- A<sub>CM</sub>: Common Mode Gain
- V<sub>os</sub> : Offset Voltage
- $V_{CM}$ : Common Mode Voltage



#### Common Mode Voltage Range


- Range of input voltage, V<sub>CM</sub>, for which the differential pair behaves as a linear amplifier
  - Upper limit determined by one of the two input transistors saturating (DC value of collectors)
  - Lower limit is determined the by transistor supplying bias current





# Power Supply Rejection Ratio

- Ratio of differential gain to small signal gain of the power supply
  - Ratio of change in power supply voltage to the change in offset error



#### Gain and Phase Margin

• Gain Margin:


Gain of the amplifier at the point where there is a 180° phase shift

- If gain more than unity, amplifier unstable
  - In dB this means negative gain stable
- Phase Margin:

Difference between phase value at unity gain (0dB) and 180°

If at 0 dB, phase lag is greater than 180°, amplifier is unstable





Phase

Marq



© 2003 National Semiconductor Corporation

## Absolute Maximum Rating

- "Maximum" means the op-amp can safely tolerate the maximum ratings as given in the datasheet without damaging its internal circuitry
- Operation of op-amp beyond the maximum rating limits will permanently damage the device

| Absol | ute Maximum Rat           | tings (Note 1)  |       |   |
|-------|---------------------------|---|-------|---|
|       | Aerospace specified dev   |   |       |   |
| THD   | Total Harmonic Distortion | f = 1kHz, A <sub>V</sub> = 1<br>R <sub>L</sub> = 600Ω, V <sub>O</sub> = 1 V <sub>PP</sub> | 0.001 | 9 |





- Conditions under which an amplifier is functional; however specific performance guarantees do not apply to these conditions
  - i.e. Table guarantee ±2.5V
     Operating Rating Vs = ±5V

| Operating Ratings (Note 3) |  |  |  |  |  |
|----------------------------|--|--|--|--|--|
| 2.2V to 5.0V               |  |  |  |  |  |
| –40°C ≤T 」≤85°C            |  |  |  |  |  |
|                            |  |  |  |  |  |
|                            |  |  |  |  |  |

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 30 mA over long term may adversely affect reliability.


Silicon Dust SC70-5 Pkg




440°C/M



# **Op-Amp Internal Circuit**




#### Internal Circuit of Classic Op-Amp LM741






- This branch of provides the current
- Q<sub>12</sub>, Q<sub>11</sub>, and R<sub>5</sub>
- Current delivered to input stage through Q<sub>11</sub>






## *Op-Amp Internal Circuit Differential Input Stage - 1*



The Sight & Sound of Information

- Q<sub>10</sub> mirrors Q<sub>11</sub> current and delivers it to Q<sub>3</sub> and Q<sub>4</sub> base
- Q<sub>3</sub> and Q<sub>4</sub> in series with Q<sub>1</sub> and Q<sub>2</sub> form the differential input
- Q<sub>1</sub> and Q<sub>2</sub> connected as emitter followers
  - High input impedance
- Q<sub>3</sub> and Q<sub>4</sub> provide dc level shifting
  - Also protect Q<sub>1</sub> and Q<sub>2</sub> form emitter-base junction break down


#### *Op-Amp Internal Circuit Differential Input Stage - 2*



The Sight & Sound of Information

#### *Op-Amp Internal Circuit Voltage Gain Stage - 1*


- Q<sub>16</sub> emitter follower
   Gives 2<sup>nd</sup> stage high
  - Gives 2<sup>nd</sup> stage high input resistance
  - Minimizes loading of input stage
     Brovente gein loop
  - Prevents gain loss
- Q<sub>17</sub> common emitter amplifier
  - Load : high output resistance of pnp (Q<sub>13b</sub>)
     || with input resistance of Q<sub>23</sub>
- of Q<sub>23</sub>
   Output of 2<sup>nd</sup> stage at collector of Q<sub>17</sub>





## *Op-Amp Internal Circuit Voltage Gain Stage - 2*

- Active load: use of transistor current source as a load resistance
  - high gain without high load resistance
    - Saves chip area
    - No need for high supply voltage
- C<sub>c</sub> Miller compensation capacitor
  - Frequency compensation




-V<sub>EE</sub>



## *Op-Amp Internal Circuit Output Stage - 1*

- Q<sub>14</sub> (Source transistor) and Q<sub>20</sub> (Sink transistor) form the output complementary symmetry stage
  - Output pin between R<sub>8</sub> and R<sub>9</sub>
  - Output goes positive, Q<sub>14</sub> conducts more
    - Pulls output towards positive supply
  - Output goes negative, Q<sub>20</sub> conduct more
    - Pulls output towards negative supply






## *Op-Amp Internal Circuit Output Stage - 2*

- Q<sub>15</sub> current limiting protection, short circuit protection, for Q<sub>14</sub>
- Q<sub>21</sub> current limiting protection, short circuit protection, for Q<sub>20</sub>
- Q<sub>18</sub> and Q<sub>19</sub> bias the output transistor in linear region

   Fed by Q<sub>13a</sub>






## *Op-Amp Internal Circuit Output Stage - 3*

- Q<sub>23</sub> emitter follower

   Minimizes loading on output of 2<sup>nd</sup> stage
- Class AB output stage
- Q<sub>14</sub> and Q<sub>20</sub> have larger area
  - Supplies fairly large load currents
  - Minimal power usage
    - Negligible temperature effect
- Low output impedance







During this presentation we covered

- Basic op-amp configurations
- Basic parameters of op-amps
- Internal Circuit of the 741

Thank you for participating in this webcast!

For more information about Amplifiers products, please go to: http://amplifiers.national.com





- This seminar will be available in our archive shortly.
- If you have additional questions for our presenter, please send them to our customer response center at <u>new.feedback@nsc.com</u>.
- The online technical journal National Edge is available at <u>http://www.national.com/nationaledge/</u>.
- Sign up for National's biweekly newsletter, <u>News@National</u> by updating your online profile at <u>http://www.national.com/profile/user\_info.cgi</u>.

